Abstract
This paper describes the architecture of a dynamically microprogrammable computer with low-level parallelism, called QA-2, which is designed as a high-performance, local host computer for laboratory use. The architectural principle of the QA-2 is the marriage of high-speed, parallel processing capability offered by four powerful Arithmetic and Logic Units (ALUs) with architectural flexibility provided by large scale, dynamic user-microprogramming. By changing its writable control storage dynamically, the QA-2 can be tailored to a wide spectrum of research-oriented applications covering high-level language processing and real-time processing.
The QA-2 employs four identical ALUs which are independently controlled by the different fields of a 256-bit microinstruction. Sharing one uniform register file (6-kBytes), the ALUs can perform mutually independent/dependent operations on four sets of variable length operands (max. 4-Bytes × 4). In main memory accessing, four sets of variable length data (max. 4-Bytes × 4) can be simultaneously read from or written into different/continuous locations. In addition, structured microprogramming is possible because the QA-2 supports natural control structures such as an IF f(logic variables) THEN (CALL, GOTO or RETURN) ELSE (CALL,GOTO or RETURN) statement. All these features combine to yield an extensive microprogramming capability with which the user can tailor the QA-2 to his problems at hand.
- 1 S.Tomita, K. Shibayama, S.Oyanagi and H.Hagiwara, "Hardware Organization of a Low-Level Parallel Processor", Proc. of IFIP Congress 77, 1977, PP.855-860Google Scholar
- 2 H.Hagiwara, S.Tomita, S.Oyanagi and K. Shibayama, "A Dynamically Microprogrammable Computer with Low-Level Parallelism", IEEE Trans. Computers, C-29, 7, 1980, PP.577-595Google ScholarDigital Library
- 3 S.Tomita, K. Shibayama, T.Kitamura and H.Hagiwara, "Performance Evaluation and Improvement of a Dynamically Microprogrammable Computer with Low-Level Parallelism", Proc. of 13th Microprogramming Workshop, ACM SIGMICRO, 1980, PP.79-89 Google ScholarDigital Library
- 4 C.P.Thacker, E.M.McCreight, B.W.Lampson, R.F.Sproul and D.R.Boggs, "Alto: A personal computer", Technical Report CSL-79-11, Xerox PARC, 1979Google Scholar
- 5 B.W.Lampson and K.A.Pier, "A Processor for a High-Performance Personal Computer", Technical Report CSL-81-1, Xerox PARC, 1981Google Scholar
- 6 G.J.Myers, "Advances in Computer Architecture", John Wiley & Sons, 1978, PP.179-246 Google ScholarDigital Library
- 7 M.V.Wilkes, "Ten Years and More of Microprogramming", ACM SIGMICRO Newsletter, 8, 4, 1977, PP.11-13 Google ScholarDigital Library
- 8 A.B.Salisbury, "Microprogrammable Computer Architectures", Elsevier, 1976, PP.91-135 Google ScholarDigital Library
- 9 K.Sakamura, T.Motokura and H.Aiso "Automatic Tuning of Computer Architectures", Proc. of NCC, Vol.48, 1979, pp.499-512Google Scholar
- 10 M.Tokoro, et.al., "A Technique of Global Optimization of Microprograms", Proc. 11th workshop on Microprogramming, 1978, PP.41-50 Google ScholarDigital Library
- 11 B.D.Shriver, Ed., Special Issue on "Firmware Engineering", IEEE Computer, 11, 5, May 1978Google ScholarDigital Library
Index Terms
- A user-microprogrammable, local host computer with low-level parallelism
Recommendations
A user-microprogrammable, local host computer with low-level parallelism
ISCA '83: Proceedings of the 10th annual international symposium on Computer architectureThis paper describes the architecture of a dynamically microprogrammable computer with low-level parallelism, called QA-2, which is designed as a high-performance, local host computer for laboratory use. The architectural principle of the QA-2 is the ...
Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading
To achieve high performance, contemporary computer systems rely on two forms of parallelism: instruction-level parallelism (ILP) and thread-level parallelism (TLP). Wide-issue super-scalar processors exploit ILP by executing multiple instructions from a ...
A Dynamically Microprogrammable Computer with Low-Level Parallelism
A new microprogrammable computer with low-level parallelism was built and has been utilized as a research vehicle for solving different classes of research-oriented applications such as real-time processings on static/dynamic images, pictures and ...
Comments