Skip to main content
Log in

A modifying algorithm of the topological VLSI layer by dummy filling features based on modeling the chemical-mechanical planarization

  • Published:
Russian Microelectronics Aims and scope Submit manuscript

Abstract

The approach to modeling chemical-mechanical planarization (CMP) based on the notion of the effective filling density, which makes it possible to calculate the thickness distribution of the interlayer dielectric (ILD) on the surface of the VLSI crystal, is considered. The polynomial CMP model previously proposed in [1] is compared to model [2]. The algorithm of modifying the pattern of the VLSI topological layer by the dummy filling features, which was proposed in [3], is described using the proposed polynomial model. The results of model investigations of applying the developed modification algorithm of topological layers by examples of various VLSI types are presented.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. Amirkhanov, A.V., Gladkikh, A.A., Makarchuk, V.V., et al., Polynomial model of chemical-mechanical planarization in production of submicron VLSI, Vestn. Mosk. Gos. Tekh. Univ. Ser. Priborostr., 2012, no. 2, pp. 20–36.

    Google Scholar 

  2. Ouma, D.O., Modeling of chemical mechanical polishing for dielectric planarization, Dissertation PhD in Electrical Engineering and Computer Science, Cambridge (MA): Massachusetts Inst. Technol., 1998.

    Google Scholar 

  3. Gladkikh, A.A., Makarchuk, V.V, and Kureichik, V.M., Procedures of optimal placement of dummy features [Electron. res.], Electron. Nauch.-Tekh. Izd.: Nauka Obraz., Elektron. Zh., 2012, no. 5, http://tchnomag.edu.ru/doc/368628.html.html

    Google Scholar 

  4. Chiang, C.,C. and Kawa, J., Design for Manufacturability and Yield for Nano-Scale CMOS, Dordrecht: Springer, 2007.

    Google Scholar 

  5. Defense Industrial Base Assessment: U.S. Integrated Circuit Design and Fabrication Capability, U.S. Depart. Commerce Bureau Ind. Security Office Tech. Evaluat., 2009.

  6. Is 28 nm Really Here? How? When? Cadence Design Syst. [Electron. res.], http://eda360insider.wordpress.com/2011/05/23/is-28nm-really-here-how-when. Verified January 15, 2013.

  7. Smith, T.H., Device Independent Process Control of Dielectric Chemical Mechanical Polishing, Cambridge (MA): Massachusetts Inst. Technol., 1999.

    Google Scholar 

  8. Timoshenko, S.P. and Goodier, J.N., Theory of Elasticity, New York: McGraw Hill, 1970, Chap. 12, 3rd Int. ed.

    MATH  Google Scholar 

  9. Gladkikh, A.A., Analysis of repeatability and exactness of modeling the operation of chemical-mechanical planarization of the silicon dioxide layer, in 13-ya Molodezhnaya mezhdunarodnaya nauchno-tekhnicheskaya conferentsiya “Naukoemkie tekhnologii i intellektual’nye sistemy 2011” (Proc. 13th Youth Int. Sci.-Tech. Conf. “Science-Intensive Technologies and Intellectual Systems 2011”), Moscow: Moscow State Tech. Univ. (MGTU), 2011, pp. 324–338.

    Google Scholar 

  10. Amirkhanov, A.V., Volkov, S.I., Gladkikh, A.A., Rodionov, I.A., Stolyarov, A.A., et al., Modification of VLSI Topology Allowing for Technology Limitations of Chemical-Mechanical Planarization, in Matematicheskoe i komp’yuternoe modelirovanie sistem: teoreticheskie i prikladnye aspekty (Mathematical and Computer Modeling of Systems: Theoretical and Applied Aspects), Moscow: Sci. Res. Inst. Syst. Develop., Russ. Acad. Sci. (NIISI RAN), 2011, pp. 4–10.

    Google Scholar 

  11. Boone, R., Wong, D.F., and Tian, R., Model-based dummy feature placement for oxide chemical-mechanical polishing manufacturability, in Proc. 37th Conf. on Design Automation (DAC’00), Los Angeles, 2000, pp. 667–670.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to A. A. Gladkykh.

Additional information

Original Russian Text © A.V. Amirkhanov, A.A. Gladkykh, V.V. Makarchuk, A.A. Stolyarov, V.A. Shakhnov, 2013, published in Mikroelektronika, 2013, Vol. 42, No. 6, pp. 463–471.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Amirkhanov, A.V., Gladkykh, A.A., Makarchuk, V.V. et al. A modifying algorithm of the topological VLSI layer by dummy filling features based on modeling the chemical-mechanical planarization. Russ Microelectron 43, 72–79 (2014). https://doi.org/10.1134/S1063739713060024

Download citation

  • Received:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1134/S1063739713060024

Keywords

Navigation