Paper
2 April 2010 Systematic failure debug and defective pattern extraction for FPGA product yield improvement
Cinti Chen, Joe W. Zhao, Ping Zhang, Raymond Y. Xu
Author Affiliations +
Abstract
In this paper, we have presented an effective yield improvement methodology that can help both manufacturing foundries, fabless and fab-lite companies to identify systematic failures. It uses the physical addresses of failing bits from wafer sort results to overlay to inline wafer defect inspection locations. The inline defect patterns or the design patterns where overlay results showed matches were extracted and grouped by feature similarity or cell names. The potentially problematic design patterns can be obtained and used for design debug and process improvement.
© (2010) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Cinti Chen, Joe W. Zhao, Ping Zhang, and Raymond Y. Xu "Systematic failure debug and defective pattern extraction for FPGA product yield improvement", Proc. SPIE 7641, Design for Manufacturability through Design-Process Integration IV, 76410C (2 April 2010); https://doi.org/10.1117/12.848185
Lens.org Logo
CITATIONS
Cited by 1 scholarly publication.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Field programmable gate arrays

Semiconducting wafers

Defect inspection

Yield improvement

Inspection

Metals

Optical proximity correction

Back to Top