Circuit Optimization at 22nm Technology Node | IEEE Conference Publication | IEEE Xplore