VHDL procedure for combinational divider | IEEE Conference Publication | IEEE Xplore