A Hardware Threat Modeling Concept for Trustable Integrated Circuits | IEEE Conference Publication | IEEE Xplore