Prospects for Wafer-Level Testing of Gigascale Chips with Electrical and Optical I/O Interconnects | IEEE Conference Publication | IEEE Xplore