Aging-Aware Timing Model of CMOS Inverter: Path Level Timing Performance and Its Impact on the Logical Effort | IEEE Journals & Magazine | IEEE Xplore