Impact of gate underlap on gate capacitance and gate tunneling current in 16 nm DGMOS devices | IEEE Conference Publication | IEEE Xplore