Bias and Temperature Effects on DCR and RTS Fluctuations in 1- and 2-Layer CMOS SPADs | IEEE Conference Publication | IEEE Xplore