Modeling of silicon stacked nanowire and nanosheet transistors at high temperatures | IEEE Conference Publication | IEEE Xplore