A 42 mW 200 fs-Jitter 60 GHz Sub-Sampling PLL in 40 nm CMOS | IEEE Journals & Magazine | IEEE Xplore