Optimisation of the SHA-2 family of hash functions on FPGAs | IEEE Conference Publication | IEEE Xplore