FPGA-based Acceleration of Binary Neural Network Training with Minimized Off-Chip Memory Access | IEEE Conference Publication | IEEE Xplore