Interconnect synthesis of heterogeneous accelerators in a shared memory architecture

Interconnect synthesis of heterogeneous accelerators in a shared memory architecture | IEEE Conference Publication | IEEE Xplore