Architectural Power Estimation Technique for IP-Based System-on-Chip | IEEE Conference Publication | IEEE Xplore