FPGA based optimized SHA-3 finalist in reconfigurable hardware | IEEE Conference Publication | IEEE Xplore