Two-dimensional layout compaction by simulated annealing | IEEE Conference Publication | IEEE Xplore