An Enhanced Simulation Framework for the Performance Evaluation of On-Chip Network Designs | IEEE Conference Publication | IEEE Xplore