Performance and design considerations for gate-all-around stacked-NanoWires FETs | IEEE Conference Publication | IEEE Xplore