Source/drain engineering for sub-100 nm CMOS using selective epitaxial growth technique | IEEE Conference Publication | IEEE Xplore