Low-Cost Sequential Logic Circuit Design Considering Single Event Double-Node Upsets and Single Event Transients | IEEE Conference Publication | IEEE Xplore