SAT-based reverse engineering of gate-level schematics using fault injection and probing | IEEE Conference Publication | IEEE Xplore