A neural network implementation of an input access scheme in a high-speed packet switch | IEEE Conference Publication | IEEE Xplore