The Impact of High-K Gate Dielectrics on Sub 100 nm CMOS Circuit Performance | IEEE Conference Publication | IEEE Xplore