Verification of VHDL designs using VAL | IEEE Conference Publication | IEEE Xplore