A Low-Latency Memory-Efficient IPv6 Lookup Engine Implemented on FPGA Using High-Level Synthesis | IEEE Conference Publication | IEEE Xplore