Floorplan evaluation with timing-driven global wireplanning, pin assignment, and buffer/wire sizing | IEEE Conference Publication | IEEE Xplore