A visual environment for designing and simulating execution of processor arrays | IEEE Conference Publication | IEEE Xplore