An Improved Design of a Reversible Fault Tolerant LUT-based FPGA | IEEE Conference Publication | IEEE Xplore