A 65-nm CMOS area optimized de-synchronization flow for sub-VT designs | IEEE Conference Publication | IEEE Xplore