Fabrication and Characterization of a Low Parasitic Capacitance and Low-Stress Si Interposer for 2.5-D Integration | IEEE Journals & Magazine | IEEE Xplore