An Efficient TDC Using a Dual-Mode Resource-Saving Method Evaluated in a 28-nm FPGA | IEEE Journals & Magazine | IEEE Xplore