An approach to testing 200 ps echo clock to output timing on the double data rate synchronous memory | IEEE Conference Publication | IEEE Xplore