Implementation of a dual segment architecture for a high pin count VLSI test system | IEEE Conference Publication | IEEE Xplore