A Generic Trap Generation Framework for MOSFET Reliability—Part I: Gate Only Stress–BTI, SILC, and TDDB | IEEE Journals & Magazine | IEEE Xplore