System-Level IEC ESD Failures in High-Voltage DeNMOS-SCR: Physical Insights and Design Guidelines | IEEE Journals & Magazine | IEEE Xplore