Snap-3D: A Constrained Placement-Driven Physical Design Methodology for High Performance 3-D ICs | IEEE Journals & Magazine | IEEE Xplore