A Simulation-Guided Paradigm for Logic Synthesis and Verification | IEEE Journals & Magazine | IEEE Xplore