A Case of On-Chip Memory Subsystem Design for Low-Power CNN Accelerators | IEEE Journals & Magazine | IEEE Xplore