Post-Layout Simulation Time Reduction for Phase-Locked Loop Frequency Synthesizer Using System Identification Techniques | IEEE Journals & Magazine | IEEE Xplore