FPGA Designs with Optimized Logarithmic Arithmetic | IEEE Journals & Magazine | IEEE Xplore