Line (Block) Size Choice for CPU Cache Memories | IEEE Journals & Magazine | IEEE Xplore