Layout-Versus-Schematic Verification for Superconductive Integrated Circuits | IEEE Journals & Magazine | IEEE Xplore