A hardware acceleration scheme for memory-efficient flow processing | IEEE Conference Publication | IEEE Xplore