Design considerations for a CMOS 65-nm RTN-based PUF | IEEE Conference Publication | IEEE Xplore