Simulation of process variations in FinFET transistor patterning | IEEE Conference Publication | IEEE Xplore