A PSO FPGA based architecture to optimize constrained functions | IEEE Conference Publication | IEEE Xplore