Potential of a novel double-sided fully-depleted silicon-on-insulator CMOS architecture for the next-generation monolithic 3D CPUs and SOCs | IEEE Conference Publication | IEEE Xplore