Memory optimisation for hardware induction of axis-parallel decision tree | IEEE Conference Publication | IEEE Xplore